
- Bidirectional Transceivers
- Meet or Exceed the Requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . . ±60 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operate From Single 5-V Supply

description


The SN65176B and SN75176B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendations V.11 and X.27.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or $V_{\rm CC}=0$. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

Function Tables

DRIVER

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
Х	L	Z	Z

RECEIVER

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 V$	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)



SLLS101A - JULY 1985 - REVISED MAY 1995


description (continued)

The driver is designed for up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ± 200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B can be used in transmission line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN65176B is characterized for operation from -40° C to 105° C and the SN75176B is characterized for operation from 0° C to 70° C.

schematics of inputs and outputs



SLLS101A - JULY 1985 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	–10 V to 15 V
Enable input voltage, V _I	
Continuous total power dissipation	
Operating free-air temperature range, T _A : SN65176B	–40°C to 105°C
SN75176B	0°C to 70°C
Storage temperature range, T _{stq}	– 65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 105°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	261 mW
Р	1100 mW	8.8 mW/°C	704 mW	396 mW

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bug terminal (concret	oltage at any bus terminal (separately or common mode), V _I or V _{IC}			12	V
voltage at any bus terminar (separate				-7	V
High-level input voltage, VIH	D, DE, and RE	2			V
Low-level input voltage, V _{IL}	D, DE, and RE			0.8	V
Differential input voltage, V _{ID} (see Note 2)				±12	V
High level system company	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
Low lovel output output	Driver			60	mA
Low-level output current, IOL	Receiver			8	IIIA
On another for a sixteen another. T	SN65176B	-40		105	°C
Operating free-air temperature, T _A	SN75176B	0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONE	DITIONS†	MIN	TYP‡	MAX	UNIT	
٧ıK	Input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V	
۷o	Output voltage	IO = 0		0		6	V	
V _{OD1}	Differential output voltage	IO = 0		1.5	3.6	6	V	
V _{OD2}	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 V _{OD1} or 2¶			V	
		$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	V	
V _{OD3}	Differential output voltage	See Note 4		1.5		5	V	
∆IVODI	Change in magnitude of differential output voltage§					±0.2	٧	
Voc	Common-mode output voltage	R_L = 54 Ω or 100 Ω ,	See Figure 1			+3 -1	٧	
∆lVocl	Change in magnitude of common-mode output voltage§					±0.2	٧	
l.	Output ourrent	Output disabled,	V _O = 12 V			1	mA	
Ю	Output current	See Note 3	V _O = -7 V			-0.8	IIIA	
lін	High-level input current	V _I = 2.4 V				20	μΑ	
I _I ∟	Low-level input current	V _I = 0.4 V				-400	μΑ	
		$V_0 = -7 \text{ V}$				-250		
1		V _O = 0				150	o mA	
los	Short-circuit output current	VO = VCC				250	IIIA	
		V _O = 12 V				250		
loo	Supply current (total package)	No load	Outputs enabled	Outputs enabled 42 70	70	mΛ		
Icc	Зирріу сипені (іогаі раскаўе)	No load	Outputs disabled		26	35	mA	

[†] The power-off measurement in ANSI Standard EIA/TIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

NOTES: 3. See ANSI Standard RS-485 Figure 3.5, Test Termination Measurement 2.

switching characteristics, V_{CC} = 5 V, R_L = 110 k Ω , T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
td(OD)	Differential-output delay time	$R_1 = 54 \Omega$. See Figure 3		15	22	ns
t _t (OD)	Differential-output transition time	$R_L = 54 \Omega$, See Figure 3		20	30	ns
^t PZH	Output enable time to high level	See Figure 4		85	120	ns
tPZL	Output enable time to low level	See Figure 5		40	60	ns
^t PHZ	Output disable time from high level	See Figure 4		150	250	ns
tPLZ	Output disable time from low level	See Figure 5		20	30	ns

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

[§] $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

 $[\]P$ The minimum $V_{\mbox{OD2}}$ with a 100- Ω load is either 1/2 $V_{\mbox{OD1}}$ or 2 V, whichever is greater.

^{4.} This applies for both power on and off; refer to ANSI Standard RS-485 for exact conditions. The EIA/TIA-422-B limit does not apply for a combined driver and receiver terminal.

SLLS101A - JULY 1985 - REVISED MAY 1995

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485
Vo	V_{oa}, V_{ob}	V _{oa,} V _{ob}
IVOD1I	Vo	V _O
IV _{OD2} I	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
IVOD3I		V _t (Test Termination Measurement 2)
Δ V _{OD}	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
Voc	V _{os}	V _{os}
∆ VOC	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I _{sa} , I _{sb}	
Ю	$ I_{xa} , I_{xb} $	l _{ia} , l _{ib}

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
V_{IT-}	Negative-going input threshold voltage	$V_0 = 0.5 V$,	I _O = 8 mA	-0.2‡			V
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT})				50		mV
VIK	Enable Input clamp voltage	I _I = -18 mA				-1.5	V
Vон	High-level output voltage	V _{ID} = 200 mV, See Figure 2	$I_{OH} = -400 \mu A,$	2.7			V
V _{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 2	$I_{OL} = 8 \text{ mA},$			0.45	V
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V				±20	μΑ
1.	Line input current	Other input = 0 V,	V _I = 12 V			1	mA
ΙΙ	Line input current	See Note 5	V _I = -7 V			-0.8	mA
lіН	High-level enable input current	V _{IH} = 2.7 V				20	μΑ
Ι _Ι L	Low-level enable input current	V _{IL} = 0.4 V				-100	μΑ
rį	Input resistance	V _I = 12 V		12			kΩ
los	Short-circuit output current			-15		-85	mA
la a	Cumply autrent (total package)	Nolood	Outputs enabled		42	55	A
ICC	Supply current (total package)	No load	Outputs disabled		26	35	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 5: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.


SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SLLS101A – JULY 1985 – REVISED MAY 1995

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	V _{ID} = 0 to 3 V, See Figure 6		21	35	ns
^t PHL	Propagation delay time, high- to low-level output	VID = 0 to 3 V, See Figure 0		23	35	ns
^t PZH	Output enable time to high level	See Figure 7		10	20	ns
^t PZL	Output enable time to low level	See Figure 7		12	20	ns
^t PHZ	Output disable time from high level	See Figure 7		20	35	ns
t _{PLZ}	Output disable time from low level	See Figure 7		17	25	ns


PARAMETER MEASUREMENT INFORMATION



V_{ID} V_{OH} V_{OH}

Figure 1. Driver V_{OD} and V_{OC}

Figure 2. Receiver VOH and VOL







Figure 3. Driver Test Circuit and Voltage Waveforms






Figure 4. Driver Test Circuit and Voltage Waveforms




Figure 5. Driver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. CL includes probe and jig capacitance.



PARAMETER MEASUREMENT INFORMATION




Figure 6. Receiver Test Circuit and Voltage Waveforms





Figure 7. Receiver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. CL includes probe and jig capacitance.



TYPICAL CHARACTERISTICS



DRIVER
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT




Figure 8 Figure 9

DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs




Figure 10

TYPICAL CHARACTERISTICS





Figure 11

RECEIVER **HIGH-LEVEL OUTPUT VOLTAGE** FREE-AIR TEMPERATURE[†]



†Only the 0°C to 70°C portion of the curve applies to the SN75176B.

Figure 12

RECEIVER RECEIVER **LOW-LEVEL OUTPUT VOLTAGE** LOW-LEVEL OUTPUT VOLTAGE




Figure 13





Figure 14

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION




Figure 17. Typical Application Circuit

NOTE: The line should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated